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SiC Power Transistors: Focus on JFETs
Our JFET samples were received in April 2004 from Northrop Grumman, and most were rated for only moderate voltage and lower current. JFETs are basically less complex than other SiC transistors. Power transistors can block 600 V and are used as switches. In SiC different types are in early stages of development, compared to both Si ones and to reliable performance with controlled parameters. They switch at higher temperatures and have less p-n junction reverse leakage than Si devices. A typical Si power BJT cannot switch at 2 kHz, slower than a similarcurrent SiC BJT. A SiC power BJT conducts current across p-n junctions which can grow dislocations that reduce the conducting area and increase V be ; performance is less durable. V be of SiC BJT is larger than for Si, but it would not be significant when handling high voltages and currents. A SiC gate turn-off thyristor has junction reliability problems, turn-off current gain less than three, much higher ratings, and hence few uses. Unlike the JFET, all MOS and IGBT are desirably and conveniently voltage-controlled. The thermal conductivity of low-doped n-type SiC (1) 
JFET Background
JFET and MOS have unipolar conduction without conductivity modulation by injected minority carriers as for BJT. Hence, compared to a similarly rated SiC BJT, a JFET has little switching power loss up to 10 to 50 MHz. This speed requires circuit designs that avoid excessive ringing. The JFET gate-to-source p-n junction depletion region at least partly pinches off its drain-tosource channel, which is of one conductivity type. A normally-on JFET needs V gs to be negative to block all Our JFET I d -V ds exhibited less shift or degradation than previous BJT do. After initial turn-on JFET gate-source junction charging, our I g are undesirably continuous at a few µA to a few mA but are still smaller than the BJT I b . Our JFET V gs must be controlled within a narrow range. This is less convenient or desirable than for other transistors. Present JFET manufacturing may lack yield with adequately narrow variation of the I g -V gs and the I d -V ds curves. V gs of normallyon JFET #407 was tested to -35 V but some SiC JFET (2) withstand only -23 V, still larger than the specified -12 V breakdown for Si normally-off JFET Qspeed LD1010DA.
A cascode consists of a bottom low-voltage-rated normally-off JFET and a top high-voltagerated normally-on JFET. Control and switching performance are improved over a single JFET. Control is applied to the bottom JFET's gate, and the bottom drain is connected to the top source. The top gate is connected to the bottom source and to ground. The top drain is connected through its load to its power supply. A cascode is normally-off for safety and easier control. For its higher I d rating it withstands notably higher V ds than one JFET, like a MOS, but we did not need these ratings. When V gs is fully-on, we measured a cascode to have I d increasing much faster with the initial increase of V ds than a JFET and saturating within a smaller range of V ds . New normally-on power JFET are now usually in a cascode. Our cascode samples were unsuitably packaged for 150 °C and so were not used.
A normally-off JFET has a narrow or a low-doped channel which reduces on-state conduction and current density; it operates in enhancement-mode. Others report its lower change in V gs than a MOS may compromise its immunity to a couple of volts of noise (3). Most JFETs, including ours, are vertical for higher current density, denser packing, and lower on-resistance than a lateral, which could be monolithically integrated. The drift region's bulk electron mobility varies as T -1.5 so JFETs share current well in parallel. To 150 °C our V gs decreased less than 10%. Some JFETs operate with junction to 300 °C; to 375 °C (4) one normally-on JFET was designed so its I d decreased only 20% and its threshold V gs decreased 0.4 V above 250 °C.
An (5) optocoupler driving a JFET half-bridge at 150 kHz PWM (6) self-adjusted for normallyon JFET I g (V gs ) variations and saw reduced dV gs /dt = 50 kV/μs for JFET at 25 °C. Negative drive put the JFET gate junction at the beginning of reverse-biased avalanche; we question durability.
JFETs (4, 7, 8) should be rugged. If a JFET overheats, the current saturation with temperature gives brief protection (9). The future should have improved p-n junctions, better SiC material, superior device design, and fabrication for durability. Optimistically gate-source capacitance would be less than ours.
JFETs Used, and Circuit Using Normally-Off JFET to Drive BJT On
Our JFET parameters were uneven, but few had excessive I g . For at least one temperature and V gs a few had a hump to an unacceptably low I d then decreased. The 371B curve tracer measured using I g above a few mA from power supply Agilent E3648A to monitor accurately V gs . The dc I d divided by the controlling V gs 's dc I g rapidly declined with V gs from initially more than 3/0.001 to our minimum 5/0.1, but was always larger than BJT gain values.
Each JFET was switched as fully as feasible to 150 °C. The drive circuit to 150 °C controlled forward V gs so that it was large enough for adequate V ds /I d conductivity but small enough so that dc I g was not large and rising sharply. The dc I g was usually much smaller than our upper limit of 100 mA; new devices would use less. A brief and somewhat larger I g provides modest charge-up of the gate-source junction. The reverse V gs must be sufficiently negative to keep a JFET off with sufficiently small leakage. Each of our drive designs had two JFETs chosen for measured
Current ratings of the JFETs were 5 A to 20 A, less than for SiC BJTs. Our highest JFET V ds rating was 500 V for normally-off 54 and needed its gate driven sufficiently negative to minimize leakage. Some of our normally-off JFETs, even at their largest listed negative V gs , had V ds rated merely a few tens of volts. JFET I d increased with positive V gs until almost I g = 100 mA, and decreased to negligible at more negative V gs and low I g . At fully-on V gs the JFET I d conducts after V ds = 0 V except JFET #80 at 0.8 V, but one cascode began at 0.4 V. Importantly, this cascode had a smaller incremental series resistance 0.17 Ω to 8 A, while cascode 80 was 0.2 Ω near 4 A at 1.6 V, reaching 8 A at 4 V. A 3 mm by 6 mm fully-on BJT #C2 levels out at 15 A at 0.9 V. JFET I d was gradually leveling out at V ds = 4 V and reached its maximum near 6 V. Unless highly derated, a JFET has conduction power loss several times higher than for a BJT.
The drive for the BJT used normally-off 414 and normally-on 505. The drive for the MOS switch used normally-off 407 and 411. Our base drive supplied a positive V be for turn-on and a smaller negative V be to speed turn-off and to increase the margin against turn-on during inverter transients or noise. This margin is also needed during BJT turn-off when constriction of the current gives large horizontal current density as the emitter contributes to V be (10).
Specific JFETs were selected for their I d -V ds -V ds curves, then the drive circuit was designed for these JFETs. Among our older, not highly durable developmental SiC BJT like in our tables 3, 5, 6, and 8 V be varies notably, so a particular BJT must be chosen. The drive for the BJT base was first on, with a duty cycle averaging near 50%. Its source through series resistors supplied the BJT's I b at its V be . Subsequently at less I d a normally-on JFET 505 connected at its drain was used to reverse-bias the base-emitter junction and remove more rapidly the p base carriers for turnoff. This shortened the duration of turn-off I c thus reducing the switching energy loss. V be swung between a maximum of 3.5 to 4 V and a minimum of -1 to -1.6 V, which is tolerable for the SiC BJT used in this design. The drive could control one BJT as in an inverter producing 480 V rms .
The JFETs were mounted on electrically insulating and thermally conductive AlN ceramic and Electrolube HTSP heat sink compound. This was placed on a heater block 5.73 cm square above the circuit board with a WS-81 RTD thermistor in one corner. An optocoupler with resistors drove each JFET V gs . The two optocouplers were Avago HCPL-3180 receiving power between V cc and V ee . The normally-off JFET's optocoupler's output drove the JFET's gate with I g usually negligible at V gs nearly 2.3 V. A Tektronix AFG310 or Agilent 33220A function generator gave a pulse of 2.4 V and 13 mA to the optocoupler input for 1.55 V at 13 mA, then -3 V.
Optocoupler of normally-off JFET had output 7.9 V into at least 50 Ω to ground.
Initially the pulse generator gave positive signal to drive the BJT on, 0 V for the circuit's observed 1 µs settling, negative for at least 1 µs, then 0 V for another 1 µs. The drive should follow 25 µs pulses. Different optocouplers and JFETs did not share power supplies, reducing cross-talk interference. Selectable resistance from the JFET source to the BJT base controlled I b .
Our turn-off negative voltage drive was not through the base resistor and hence did not bypass it with a Schottky diode. Measurement of JFET 414 is in table 2. Figure 1 is the base drive circuit without some stiffening capacitors and the normally-off JFET's later C gs = 1.2 nF and finally-added C ds = 2 nF. V c , and so V dg was more than 0 V. To reduce ringing during the fall of V gs , we added to the normally-off JFET an external C gs = 0.62 nF, not a lone C ds which would cause V gs to swing too far.
Part of Base Circuit for Normally-On JFET to Drive BJT Off
This part of the driver supplies a negative V be . The normally-on JFET 505 is driven by a signal to the optocoupler input cathode (the reverse of usual) with signal generator ground connected to the optocoupler input anode, so a negative signal turns on this JFET's optocoupler. First our normally-off JFET supplies I b , followed by at least 1 µs deadtime, then conduction by the normally-on JFET reverse biases V be . When the normally-on JFET was on, the normally-off JFET 414 at V gs = 0 V had no leakage at V ds up to 6 V. Measurement of JFET 505 is in table 4; at V gs less than -1.1 V the JFET withstood V ds = 3 V, allowing the normally-off JFET to supply I b . The normally-off JFET when conducting made V be at most 3.3 V; this potential plus 1.67 V gave 5 V JFET drain, hence V ds = 5 V and V gs = -1.9 V produced negligible leakage.
In the BJT base drive, V ds of the JFET began to rise at 0 s, then at 0.5 µs I g reached 780 mA and at 4 µs 920 mA large for charging the C gs of the gate-source p-n junction toward forward conduction, notably a peak not far smaller than I d and more charge than for a MOS. Table 6 shows the V be (I b , T) of a 10 A SiC BJT (11) . We calculate the output requirements for the normally-off JFET 414 based on these data. Table 7 shows the drive's JFETs at higher temperature speeded up some and drove V be to 3.25 V. With collector load of 1 Ω when the BJT turned off with I c = 7 A, 0.4 A of ringing was observed. We reduced the turn-off speed with external mica C gs and C ds to reduce ringing and to increase transient margin for V be . The normally-off JFET needed at least its original C gs = 0.62 nF to reduce ringing during falling edge of V gs . During the negative V be pulse reached a minimum of -0.82 V for adequate noise margin. The normally-off JFET V ds had minor ringing. The 0-90% turn-on switching power V ce I c was 2.7 µJ during 350 ns. At turn-off the switching energy was 2 µJ during 124 ns.
Base-Emitter Voltage and BJT Examined to High Temperature
We chose C gs = 1.2 nF and C ds = 2 nF. Subsequent measurements found turn-on V be overshoot was 0.72 V, and that there was little overshoot for V gs or I b . At turn-off, V ce rang by 3.6 V. V be also acceptably decreased at 250 ns to less than 1 V, at 460 ns to 0.4 V, and at 1000 ns to near 0 V.
Further Testing of JFET Drive for BJT
Switching data for JFETs alone being at higher temperature in table 9 show this gave V be more noise margin. Table 9 . Switching with base SiC JFETs alone at temperature. For an inductive load to simulate a motor we tried 33 µH in series with 1 Ω. This gave much less current and sometimes severe high-frequency oscillation, in only a few minutes surprisingly causing damage to the bottom BJT. Table 10 is for the top SiC BJT switched with a resistive load at 40% duty cycle. Notably I c turned on much faster than for a Si BJT, and turned off even faster. For this couple of seconds of continuous run, heating decreased I c slightly. At turn-off for the sixth row I c was immediately 1.44 A then in 3 µs was 0 A; the last row was immediately 1.26 A then in 2.5 µs was 0 A. We changed to a Si 2N5885 BJT with two MUR4100E in series to its base simulating SiC V be .
To conduct negatively at turn-off, we added a 10 A leg of a Cree Schottky diode C2D20120 antiparallel to the two MUR4100E. After a 16 µs positive drive, I c leveled out. From 2.04 µs to 14.1 µs our negative I b = -5.1 mA removed a notable 62 nC reducing V be to 0.42 V, then V be decreased more rapidly. Presumably capacitance caused V be at the beginning of negative drive to jump upward by 0.3 V, and at the end of negative drive to suddenly jump downward by the same 0.3 V to a final potential of -1.1 V.
Moderate current degradation of the two JFETS by this operation mostly at room temperature is shown in table 11. This degradation did not notably affect our on or off operating points, but is still undesirable. This presumably caused the JFETs to sometimes initially provide insufficient I b . Production devices would need a smaller I-V change to high temperature with use. V supply-emitter was an adequately stiff 36 V through 2 Ω, but presumably this degradation caused the rise in I c to become more gradual. Heating over a couple seconds changed its initial shape.
V source-emitter of the normally-off JFET already had external C gs = 1.2 nF in order to counteract degradation; for this we now added C ds = 2 nF. For table 12's second row the normally-off JFET V source-e during dead-time was 1.6 V; the diodes and base-emitter junction had forward charge. Then during negative drive it was -0.2 V until V be went negative, then it followed V be . The last row shows that the negative drive needed to be at least 20 µs, and at its beginning the degradation of JFETs had begun to obscure the V be 's jump upward of a few tenths of a volt. When the negative drive ended, the normally-off JFET's C gd must have caused V source-e to jump from -1.7 V to -1.98 V. I b while averaging -2 mA removed 21 nC. The I c of 2N5885 repeatedly rose in 10 µs to a stable 20 A, and fell at 13 µs to 2 A (V ce reached 96 % of supply) and at 16 µs to 0 A. JFET degradation stopped the testing. 
Circuit to Drive MOS Gate
We designed a drive for a SiC nMOS or IGBT in an inverter. We drove a Si MOS DE475-102N21A from IXYS Corp., rated to 30 MHz and 24 A with gate charge 160 nC (gate-to-source 35 nC). The MOS gate drive circuit is in figure 3 without some stiffening capacitors. The drive for a MOS gate requires a much larger MOS V gs swing from 20 V to -10 V than for a BJT base, but requires only a brief I g to charge or discharge the MOS Q gs . The change in JFET V s was similar to the change in MOS V g . The turn-on JFET 407 drove the MOS V gs to nearly 20 V. From gate to source three MUR4100E diodes in series (equivalently one leg of a Cree CSD20120D) conducted at excessive JFET V gs to reduce V gs . The turn-on JFET's V gs swung to -30 V, similar to SiC JFET articles.
The turn-off JFET was normally-off 411 and drove the MOS V gs to -10 V. The drive signal was such that both JFETs were off for a dead-time of at least 0.4 µs but typically above 2 µs. Next the turn-off JFET was on, then both were off for 2 µs, then the turn-on JFET was on. The MOS I g for turn-on from -10 V to 20 V approximated a 1.6 A triangle 300 ns long and for turn-off a -1.1 A triangle 500 ns long, or approximately 250 nC.
In a breadboard circuit the turn-on JFET switched the MOS on, then during the dead-time the MOS V gs fell by an insignificant 1 V until the turn-off JFET turned it off. The MOS V gs was switched rapidly. The part of turn-on from -10 V to 0 V (with MOS I g = 1.46 A, 1.6 A peak at 
